

# EPC - EMBEDDED PARALLEL COMPUTING

B. Svensson<sup>1</sup>, V. Gaspes<sup>1</sup>, T. Larsson<sup>1</sup>, H. Hoai-Bengtsson<sup>2</sup>, J. Bengtsson<sup>1</sup>,  
A. Persson<sup>1</sup>, Zain-ul-Abdin<sup>1</sup>, P. Gelin<sup>2</sup>, A. Wass<sup>3</sup>, P. Ericsson<sup>4</sup>, K. Lind<sup>4</sup>, A. Åhlander<sup>4</sup>

1. Centre for Research on Embedded Systems, Halmstad University;  
2. Combitech AB; 3. Ericsson AB; 4. Saab Microwave Systems

The project addresses the efficient use of parallel and reconfigurable computing structures in embedded high-performance applications. The industrial challenges for the research are, e.g., baseband processing in base stations for future mobile communication systems based on the LTE (long-term evolution) standard, and real-time image forming in synthetic aperture radar systems.

**Keywords:** Stream processing, Coarse-grain reconfigurable computing, Processor arrays, Parallel computation models, High-performance signal processing, Radio base-stations, Radar signal processing.

## Purpose

Understanding parallel architectures and their usage is an important part of the CERES research program on Cooperating Embedded Systems. The project addresses the efficient use of parallel and reconfigurable computing structures in embedded high-performance applications.

## Goals

The overall goals of the project are: (1) to understand which overall (hardware and software) architectures are best suited for a given application domain, and (2) to find efficient ways of writing programs / mapping applications that execute efficiently on parallel/reconfigurable computing systems. The project does not address general purpose processing; rather it is oriented towards the needs of high-performance embedded signal processing applications.

The Project has four main “threads”, each with its own goal:

### Thread 1

*Stream processing architectures and languages with applications in baseband processing.* Goal: To develop language based tools that enable efficient execution of baseband processing algorithms on programmable array architectures. (See Figure 1).

### Thread 2

*Programming of reconfigurable chip architectures.* Goal: To explore well established computation models and devise new design methods based on these models to — for selected streaming application(s) — program the emerging class of reconfigurable chip architectures with varying granularity. (See Figure 2).

### Thread 3

*Methods for coordination of signal processing components.* Goal: To develop methods for design of high performance signal processing software that is portable to several parallel platforms.




Figure 1: A simplified modular view of the principal functions of the baseband receiver in long term evolution (LTE) radio base stations




Figure 2: The development of the coarse-grained reconfigurable computing (CGRC) paradigm.

### Thread 4

*Studies of realization of challenging signal processing applications.* Typical for the applications in question is that it is initially unknown whether it is at all possible to meet their demands with state-of-the-art technology or foreseeable new technology. Goal: For particular such application(s), acquire understanding of the demands on computer architectures, and possibly propose architecture solutions.

