Högskolan i Halmstad
Halmstad University - For the Development of Organisations, Products and Quality of Life

(Den här sidan på svenska)

Previous events at School of Information Science, Computer and Electrical Engineering 2013

_____________________________________________________________________________________

May 15 Halmstad colloquium talk

Autonomy is overrated: Towards shared human-machine control of vehicles and other mechanical systems

Dr. Karl Iagnemmaexternal link, Massachusetts Institute of Technology, USA and Halmstad university

Abstract and bioPDF (pdf, 34.9 kB)

_____________________________________________________________________________________

May 5 Seminar

Dr. Boris Bellaltaexternal link at Universitet Popeu Fabra, Spain, on Next Generation WLANs

_____________________________________________________________________________________

April 24 Halmstad Colloquium talk

The Human Heart An Ultimate Cyber-Physical System

Professor Radu Grosuexternal link, Vienna University of Technology, Austria

Abstract and bioexternal link

_____________________________________________________________________________________

April 16 Halmstad Colloquium talk - On YouTubeexternal link

Model-based Design of Cyber-Physical Systems: Lessons learned

Professor Janos Sztipanovits, Vanderbilt University, Nashville, Tennessee, USA

AbstractPDF (pdf, 30.7 kB) and BioPDF (pdf, 32.6 kB)

_____________________________________________________________________________________

April 15 Ph.D. defence

Katrin Sjöberg defended her ph.d. thesis:

Medium access control for vehicular ad hoc networks - AbstractPDF (pdf, 138.2 kB)

Opponent: Dr. John Kenneyexternal link
Grading committee:
Professor Anna Brunströmexternal link, Karlstads university
Dr. Stefan Parkvallexternal link, Ericsson Research, Kista, Stockholm                                
Professor Petar Popovskiexternal link, Aalborg university, Aalborg, Danmark                  
Chair: Professor Bertil Svenssonexternal link, Halmstad university                  
Main supervisor: Professor Erik Strömexternal link, Chalmers university of technology, Göteborg
Assistant supervisor: Docent Elisabeth Uhlemannexternal link, Mälardalens university, Västerås

____________________________________________________________________________________

April 15 Halmstad Colloquium talk - On YouTubeexternal link

A Linear Adaptive Control Approach to Congestion Management in Cooperative ITS

Dr John Kenney från Toyota, Mountain View, CA, USA 

AbstractPDF (pdf, 9.2 kB) and BioPDF (pdf, 8.9 kB)

_____________________________________________________________________________________

March 12 Halmstad Colloquium talk - On YouTubeexternal link

Event-based control and estimation

Professor Karl H. Johansson, KTH - Royal Institute of Technology, Stockholm, Sweden

Abstract and aboutPDF (pdf, 34.8 kB)

_____________________________________________________________________________________

February 12 Halmstad Colloquium talk - On YouTubeexternal link

Mechatronic Systems for the Repair and Training of Human Sensorimotor Control

Dr. Marcia O'Malley, Rice University, Houston, USA

Abstract and aboutPDF (pdf, 34.9 kB)

____________________________________________________________________________________

February 4-5 CAISR workshop and meeting with the partners

Presentation of ongoing projects and other activities. Link to CAISRs website

_____________________________________________________________________________________

January 24 Halmstad Colloquium talk - On YouTubeexternal link

To type or not to type...

Professor Robert Cartwright, Rice University, Houston, USA

Abstract and aboutexternal link

_____________________________________________________________________________________

January 16 Halmstad Colloquium talk - On YouTubeexternal link

Validated Numerics - a short introduction to rigorous computations

Professor Warwick Tucker, Uppsala University

Abstract and aboutPDF (pdf, 31 kB)

_____________________________________________________________________________________

January 14 Talk by Harshavardhan Kittur
-----------------------------------------------------------------------------------------------------------------

Hardware Acceleration of Robust Header Compression (RoHC)

With the proliferation of Long Term Evolution (LTE) networks, many cellular carriers are embracing theemerging eld of mobile Voice over Internet Protocol (VoIP). The robust header compression (RoHC) frame-work was introduced as a part of the LTE Layer 2 stack to compress the large headers of the VoIP packetsbefore transmitted over LTE IP-based architectures. The headers, which are encapsulated Real-time Trans-port Protocol (RTP)/User Datagram Protocol (UDP)/Internet Protocol (IP) stack, are large compared tothe small payload. This header-compression scheme is especially useful for ecient utilization of the radiobandwidth and network resources.

In LTE base-station implementation, RoHC is a processing intensive algorithm that may prevent the LTEsystem from catering to a full capacity (number of users). In this article, A hardware-software and afull-hardware solutions are proposed targeting LTE base-stations to accelerate this computational intensivealgorithm and enhance the throughput and the capacity of the system. The results of both solutions arediscussed and compared with respect to the design metrics like throughput, capacity, power consumption,area and exibility. This comparison is instrumental in taking architectural level trade-o decisions in-orderto meet the present day requirements and yet be ready to support future evolution.

In terms of throughput, a gain of 20% (throughput of 6250 packets/sec) is achieved in the HW-SW solutioncompared to the SW-Only solution by implementing the Cyclic Redundancy Check (CRC) and the LeastSignicant Bit (LSB) encoding blocks as hardware accelerators . Whereas, a Full-HW implementation leadsto a throughput of 45 times (throughput of 244000 packets/sec) the throughput of the SW-Only solution.Finally, when both the solutions are synthesized on Altera's Arria II GX FPGA, the full-HW solutionconsumes more Lookup Tables (7477 ALUTs) when compared to HW-SW solution (2578 ALUTs) and alsothey consumes 0.9 and 1.5 Watts of power, respectively.

_____________________________________________________________________________________

January 11 Talk by Süleyman Savas
-----------------------------------------------------------------------------------------------------------------------

Implementation and Evaluation of MPEG-4 Simple Profile Decoder on a Massively Parallel Processor Array

The high demand of the video decoding has pushed the developers to implement the decoders on parallel architectures. This thesis provides the deliberations about the implementation of an MPEG-4 decoder on a massively parallel processor array (MPPA), Ambric 2045, by converting the CAL actor language implementation of the decoder. This decoder is the Xilinx model of the MPEG-4 Simple Profile decoder and consists of four main blocks; parser, acdc, idct2d and motion. The parser block is developed in another earlier thesis work and the rest of the decoder, which consists of the other three blocks, is implemented in this thesis work. Afterwards, in order to complete the decoder, the parser block is combined with the other three blocks.

Several methods are developed for conversion purposes. Additionally, a number of other methods are developed in order to overcome the constraints of the ambric architecture such as no division support. At the beginning, for debugging purposes, the decoder is implemented on a simulator which is designed for Ambric architecture. Finally the implementation is uploaded to the Ambric 2045 chip and tested with different input streams. The performance of the implementation is analyzed and satisfying results are achieved when compared to the standards which are in use in the market. These performance results can be considered as satisfying for any real-time application as well. Furthermore, the results are compared with the results of the CAL implementation, running on a single 2 GHz i7 intel processor, in terms of speed and efficiency. The Ambric implementation runs 4.7 times faster than the CAL implementation when a small input stream (300 frames with resolution of 176x144) is used. However, when a large input stream (384 frames with resolution of 720x480) is used, the Ambric implementation shows a performance which is approximately 32 times better than the CAL implementation, in terms of decoding speed and throughput. The performance may increase further together with the size of the input stream up to some point.

Page editor: Eva Nestius
Page last updated 2013-05-20
Halmstad University  |  Box 823  |  S-301 18  Halmstad, Sweden  |  Tel: +46 35-16 71 00  |  registrator@hh.se |  Visiting address: Kristian IV:s väg 3